In this paper, we develop an analytic physics-based model to describe current conduction in ultra-thin black phosphorus (BP) field-effect transistors (FETs). The model extends the concept of virtual source charge calculation to capture the effect of both The model not only provides a physical insight into technology-device interaction in BP transistors, but can also be used to design and optimize BP-based circuits using a standard hierarchical circuit simulator.
reproduce the ambipolar characteristics. For example, the current-voltage (I-V) model for short-channel 2D transistors presented in Ref. 29 focuses mainly on intrinsic current conduction, while extrinsic effects due to contacts and traps are not included. The drift-diffusive I-V model presented in Ref. 30 is based on the calculation of the surface potential throughout the channel. However, the desired error-tolerance in the calculation of the surface potential must be in the range of sub-nV, which makes this model susceptible to convergence issues.
Additionally, the broad-bias validity of the model in Ref. 30 requires numerical integration, which increases the computational complexity of the proposed model. As such, the model fit to experimental data has been demonstrated only for a limited bias range (gate-source bias greater than -1.5 V for transfer characteristics and drain-source bias of -1.2 V for output characteristics). Models based on the Landauer transport theory 31, 32 have also been reported in the literature. 24, 25 In Ref. 24 , a Schottky-barrier (SB) model to describe current conduction in off-state is developed. This model is extended in Ref. 25 to cover the onstate regime by including the channel transmission. However, this model is not suited for broad-bias circuit simulations as its validity is restricted to V ds ≤ 10 mV at 300 K. We also note that none of the existing compact models for BP transistors has been implemented in Verilog-A to enable device-circuit co-design and optimization.
In this paper, we present an analytic I-V model of BP transistors to capture the ambipolar nature of current conduction over a broad range of bias voltages and temperatures. This model is based on the calculation of channel charges at the virtual source and is an extension of the previously published ambipolar virtual-source model applicable for graphene FETs.
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This paper extends the model in Ref. 23 in the following key ways. First, the threshold voltage, V t , for electron and hole conduction is redefined due to the FET structure under study. Second, to handle the nonlinear behavior of Schottky source/drain contacts, we develop a new contact resistance model. Third, the model is extended to capture the lowtemperature behavior of BP FETs. The model is validated by applying it to study BP FETs with gate lengths of 1000 nm and 300 nm and with BP thickness of 7.3 nm and 8.1 nm.
This model has been implemented in Verilog-A and is used to simulate the circuit behavior of BP-based inverters and ring oscillators.
I elec = W Q x0,e v x0,e F sat,e ,
I hole = W Q x0,h v x0,h F sat,h .
Note all quantities calculated at the top-of-the-barrier or the virtual source (VS) are denoted with the subscript x 0 . In the above equation, Q x0,e and Q x0,h are the electron and hole charges, respectively, at the VS point in the channel (see Section II A for details.) The velocities, v x0,e and v x0,h , are the electron and hole saturation velocities, respectively. The functions, F sat,e and F sat,h empirically capture the transition between linear and saturation regimes for the electron and hole branches, respectively. Per this model, it is assumed that there exist two VS points at opposite ends in the channel for electrons and holes. Unlike graphene FETs in which electron and holes typically have similar mobilities and velocities, BP FETs feature different physical properties for electrons and holes. As a result of this difference, v x0,e (F sat,e ) and v x0,h (F sat,h ) are treated separately in this paper. Moreover, in current state-of-the-art technology, the carrier mean free paths in BP FETs are on the order of few 10's of nanometers. Given that the devices under study have gate lengths on the order of several 100's of nanometers, we expect transport to be collision dominated 33 . As such, the velocities in Eq. (1) are treated as saturation velocities, rather than as injection velocities in the quasi-ballistic transport. This modified interpretation of v x0 is similar to that reported in Ref. 34 to handle transport in long-channel gallium nitride transistors using the VS model.
The empirical function F sat,i (i = e/h for electrons/holes) is given as
In this function, V dsi is the intrinsic drain-source voltage drop in the channel, β i is an empirical parameter, typically in the range of 1.5 to 2.5, and is obtained upon calibration with experimental data, and V dsat,i = v x0,i L/µ i is the drain-source voltage at which the 4 current conduction changes from linear to saturation regimes. Here, L is the channel length and µ i is the mobility of carriers. Details of mobility and its temperature dependence are presented in Section III.
All quantities in Eq. (1) vary with V gsi and V dsi , which are the intrinsic gate-source and drain-source voltages, respectively. Intrinsic voltages are given as
where V gs and V ds denote the external gate-source and drain-source voltage drops, respectively. Contact resistances corresponding to electron and hole branches are denoted as R elec and R hole , respectively. Section II B presents the analytic model of contact resistances.
A. Channel charge model
The analytic model of electron and hole charges in Eq. (1), adapted from Ref. 23 , are reproduced here for completeness and to drive the discussion that follows.
where C g is the gate-channel capacitance in strong inversion, V te (V th ) is the threshold voltage of electron (hole) branch, n e (n h ) is the non-ideality factor of the electron (hole) branch,
The gate-channel capacitance is C g = ox /CET , where ox is the oxide permittivity, and CET is the capacitance equivalent thickness of the oxide. For thick oxides,
CET is approximately equal to the physical thickness of the oxide, t ox . The non-ideality factor incorporates the effect of punch-through (n d ) and is given as n e(h) = n 0 e(h) + n d e(h) V dsi .
Here, n 0 is the value of the non-ideality factor when V dsi → 0.
The threshold voltage of the electron and hole branches is given as
Here, V min0 corresponds to the ambipolar (minimum-conductivity) point at V ds = 0 V, ∆V approximates the effect of interface traps, and α e and α h are empirical fitting parameters.
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The functions F F e and F F h are logistic functions that control the change in the threshold voltage between weak inversion and strong inversion regimes and are given as
Here, α e and α h are introduced as additional fitting parameters to adjust the rate and smoothness of transition of the threshold voltage between its weak inversion and strong inversion limits. Typical values of α e /α h and α e /α h are in the range of 3-11, depending on the channel length and the type of carriers.
Unlike graphene FETs in which the ambipolar point voltage does not shift with V ds , 35 in BP FETs, the ambipolar point voltage shows strong dependence on V ds . 18, 36, 37 Additionally, the thickness of the BP flakes studied in this work is less than 10 nm, which results in a narrow band gap of BP and a significant carrier injection at the drain end. Therefore, the onoff current ratio decreases by over two orders of magnitude as |V ds | increases (see Section IV on Results). The dependence of V min0 on V ds and the degradation in on-off current ratio with V ds can be captured using the following equation:
where ∆ 1e(h) , ∆ 2e(h) , and ∆ 3e(h) are extracted from experimental calibration. The threshold voltage model uses 11 parameters, out of which seven parameters: V min0 , ∆ 1e(h) , ∆ 2e(h) , and ∆ 3e(h) , can be extracted from the transfer curves by measuring the change in the threshold voltage with V dsi (see Appendix A for details.) The remainder four parameters: α e(h) , α e(h)
are tweaked in the range around 3-11 to match the transition between the on and off characteristics of the transistor, as well as to adjust the smoothness of the device transconductance.
The validation of the charge model and gate capacitance against numerical data is discussed in Appendix C.
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B. Contact resistance
The parasitic resistances associated with source and drain contacts in BP FETs are biasdependent, nonlinear resistances. This is because at the interface between the contact metal and the BP channel, a Schottky barrier is formed, which shows a strong bias dependence.
38-40
The current, I SB , through a Schottky barrier (SB) for a given voltage drop V SB across it is given as 38,41
where A jun is the effective junction area of the SB contact, A R is the Richardson constant, and φ B is the SB height. For purely thermionic emission at the SB contact, the non-ideality factor η SB = 1. For other types of current conduction, such as thermally assisted tunneling and Fowler-Nordheim tunneling, η SB > 1. Other factors that may lead to η SB > 1 include bias dependence and image force lowering of the SB height, generation and recombination of carriers at the SB contact, and in-homogeneity of the junction.
41 Equation (8) shows that the SB current is exponentially dependent on the SB height and the voltage drop across the barrier. The analytic model of contact resistance developed here captures these key aspects of current conduction through an SB contact. Moreover, in back-gated BP FETs we study, the region underneath the contacts is intrinsically p-doped. The application of a large negative gate voltage increases the hole doping under the contacts, which leads to a narrower barrier for hole injection and reduces the contact resistance corresponding to the hole branch.
To fully understand the effect of SB contacts on current conduction, we focus on the various paths in Fig. 1 that the carriers, once injected from the contacts, can take through the BP channel. In this figure, solid and dashed lines represent the flow of electrons and holes, respectively, through the channel. Note that in the model, we call electrical source as the terminal with lower voltage and electrical drain the terminal with higher voltage. In Fig. 1 , path 1 for electrons and path 2 for holes are transparent for all values of V gs when V ds >0. For V ds >0, V gs >0, and V ds < V gs , paths labeled as 3 and 4 are unavailable for electron conduction. Likewise for hole, paths labeled as 5 and 6 are cut-off. Hence, we can conclude that for V ds < V gs , the only way carriers can be transported between the contacts is through the paths labeled as 1 and 2 in Fig. 1 . Results of this discussion are summarized in Table I . Next, we consider the case when V gs < V ds , V ds > 0, and V gs > 0. In this case, in addition to paths labeled as 1 and 2 in Fig. 1 , there exist path 3 for electron conduction and path 6
for hole conduction. Results are summarized in Table II .
An appropriate bias-dependent model of the SB contact resistance in BP FETs must comprehend the distinct behavior for V gs > V ds and V gs < V ds regimes of transport when V ds > 0 and V gs > 0. When V ds > 0 and V gs < 0 the possible carrier transport paths are the Ti has a much lower work-function, which gives rise to a larger SB height and, therefore, large contact resistance values. 10, 42 Also, the effect of contact resistance corresponding to hole conduction becomes especially significant in short channel devices in which the contact resistance could easily dominate the total drain-source resistance, limiting the maximum available current through the device. 43 Here, we assume that R elec is a bias-independent, linear resistance. This is justified because of the p-type background doping in the devices under study.
The hole branch contact resistance assuming both ohmic resistance and the formation of the SB barrier at the metal/BP interface is given as
Ohmic contact resistance
where
In the above set of equations, we use the logistic function F F R to model the drain-bias dependence of various parameters. This function is similar to the F F e /F F h logistic function used in Eq. (6) and is given as
where γ is used to adjust the sharpness of transition between two different bias regions, and V 0 is the drain-gate voltage at which additional paths for current conduction between the contacts are introduced (see Fig. 1 and the discussion.) This voltage is given as
where V 01 and V 02 are fitting parameters, and F F h is given in Eq. (6b). The model for R hole described here captures the exponential dependence on V gsi as expected for SB contacts.
Moreover, the model can also explain the drain-bias dependence of the contact resistance, following the discussion pertinent to Fig. 1 . The contact resistance model introduces 10
The methodology to extract the contact resistance parameters from experimental data is presented in Appendix A.
III. EFFECT OF TEMPERATURE
The main model parameters that are affected by temperature include the mobility, saturation velocity, non-ideality factor, and threshold voltage. Below we discuss the models to capture the temperature dependence of the various parameters.
a. Mobility: Experimentally measured mobility of carriers in 2D materials is generally much lower than that predicted theoretically based on phonon-dominated collision.
Mobility degradation in 2D materials results from defects and charged impurities at room temperature. [44] [45] [46] [47] Previous published works indicate that the mobility of carriers in BP follows a power law relationship with respect to temperature (T ). That is, µ ∝ T −ξµ for T >100 K 22,44,48,49 with ξ µ typically in the range of -0.4 to 1.2 based on the type and concentration of carriers, BP crystal orientation, and the dielectric environment of the sample. 44 In this paper, we use a constant carrier mobility model with temperature dependence given as
Here, µ 298,e/h is the value of the mobility of carriers at 298 K. As a result of the weakened polarization charge screening for oxides with a high dielectric constant, such as HfO 2 , we expect the temperature dependence of mobility in BP devices under study to be weak. 44 As such, ξ µ,e/h is expected to be in the range of 0.01 to 0.3. 
where v x0,298,e/h is the saturation velocity of carriers at 298 K, and ξ v,e/h is the temperature coefficient of saturation velocity. Typical value of ξ v is in the range of 50 to 100 m/sK.
c. Non-ideality factor: At low V ds , sub-threshold slope is modeled as SS = 2.3nφ t where n is the non-ideality factor defined previously as n = n 0 + n d V dsi . Experimental results in Section IV indicate that for low-V ds , SS is linearly proportional to temperature,
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implying that n 0 is independent of temperature. At high V ds , tunneling current through the drain contact dominates, and the dependence of SS on temperature becomes sub-linear.
This behavior can be reproduced by considering a linear temperature variation in the punchthrough factor, n d :
where n d,298,e/h is the value of punch-through factor at 298 K, and ξ n d,e/h captures the temperature sensitivity of n d . Typical values of ξ n d,e/h are in the range of 0.009 to 0.025 1/VK.
d. Threshold voltage:
The temperature dependence of threshold voltage is introduced in the parameter ∆ 1,e/h used in Eq. (7) according to
∆ 1,298,e/h is the value of the parameter at T = 298 K, and ξ ∆ 1,e/h captures the temperature dependence of ∆ 1,e/h and it is on the order of 10 −3 . The linear variation of ∆ 1,e/h with temperature reproduces experimental and numerical results accurately as discussed in Section IV.
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IV. RESULTS
The analytic I-V model developed here has 39 parameters, out of which 20 (11) parameters correspond to hole (electron) conduction, and 8 parameters (4 parameters for each carrier type) model the temperature sensitivity of current conduction. These models can be obtained through a systematic experimental validation methodology as explained in Appendix A.
There are four datasets available from experimental measurements and numerical simulation using the TCAD simulation tool Sentaurus from Synopsys. at 298 K. The model provides an excellent fit to the measured data and has the required smoothness of current derivatives as expected of compact models. The maximum output current in this dataset is less than 100 A/m obtained at V gs = V ds = -2.5 V. Due to its limited on-current, the effect of contact resistance is not discernible. As such, we are able to fit measured data with negligible contact resistance. Neglecting the contact resistance also allows us to extract values of carrier mobility and velocity that are within the expected range for this set of BP FETs.
We further validate this dataset using the model at T = 280 K, 240 K, 200 K, and 180 K.
Results are shown in Fig. 3 . For all temperatures considered here, the maximum measured current stays under 100 A/m, which can be explained by neglecting the contact resistances.
The slight increase in on-current with a reduction in temperature is due to the increase in carrier saturation velocity. The dependence of SS on temperature for this dataset is examined in Fig. 4 . This figure shows that at low V ds , SS decreases at lower temperature, while at high V ds , SS is nearly independent of temperature. Hence, the assumption that n 0 is independent of temperature and that n d varies linearly with temperature (Eq. (14)) is justified. 14 experimental data over broad bias and temperature range for this device.
C. Datasets 3 and 4
The last two datasets are obtained through numerical simulations using the TCAD tool condition between the contacts and the semiconductor. The work function of the metal contact is chosen as φ m = 4.046 eV, and the electron affinity of BP is χ BP = 3.655 eV.
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Besides the thermionic emission, thermally assisted and direct tunneling through the SB are also considered using a non-local tunneling model. 53 In this simulation, we ignore the effects of traps and carriers generation and recombination.
Model fits to the numerical I-V, transconductance, and output conductance data for the Table IV . Also, the validation of the model at various temperatures For all datasets, we observe that µ hole > µ elec , which is in agreement with experimental results previously reported in various BP FETs. 12, 18, 54, 55 The extracted values of carrier mobility, unfortunately, are notably smaller than those reported in prior work. 12, 22, 49, 56 Yet, the mobility values of these devices are very close to those extracted from g m measurements Shift in the V te(h) in sub-threshold and strong inversion, α (unit-less) 3 3 2 6
Empirical parameter for Fsat, β (unit-less) 1.5 1. of similar devices fabricated at the University of Minnesota. 36, 37 The reason for low mobility values in these samples is attributed to a combination of interface scattering, remote phonon scattering from the gate dielectric and the substrate, defects, and charged impurity scattering. 36, 44 However, recent experimental work has demonstrated that the carrier mobility in back-gated BP FETs with HfO 2 dielectric can be improved to 165 cm 2 /Vs at room-temperature by optimizing the fabrication method. 50 The extracted values of the saturation velocity of carriers are also in agreement with those reported in prior work.
51,57,58
As a result of the large effective mass of electrons in BP, the model correctly predicts that v x0,e < v x0,h .
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V. CONCLUSION
In this work, we develop a virtual-source-based analytic model to describe ambipolar current conduction in BP transistors over a broad range of bias and temperature values.
The model comprehends the nonlinearity and the bias-dependence of Schottky source/drain Temperature dependence for saturation velocity, ξv (m/sK) 50 50 --Non-ideality factor, n 0 (unit-less) 2.5 2.5 6 3
Punch-through factor at 298 K, n d,298 (1/V) 2. As shown in Fig. 2(a) in Sec. IVA, the Dirac point voltage is a strong function of V ds which varies from 0.06 V for V ds = −0.1 V to −1.14 V for V ds = −2.5 V.
The on-off current ratio is about 400 at V ds = −0.1 V. However, the on-off current ratio is as low as 4 at V ds = −2.5 V. This implies that the device is nearly always on at high V ds . This behavior can be explained by observing that even when the current due to hole conduction drops, the electron branch current increases, preventing the device from turning off at high V ds . By using an appropriate model of the electron and hole threshold voltages as in Eq. 7, we can capture the on-off device behavior in both equilibrium and off-equilibrium transport conditions. With ∆ 3h = 0 (positive value), we can model the decrease (increase)
in V te(h) at large negative V ds values. Figure. and other parameters as listed in Table III are plotted in Fig. 10(b) . The figure shows a
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poor match between the model and experimental data at highly negative V ds .
The transfer curve experimental data is used to obtain the values of the non-ideality factor (n 0 ) at V ds = 0 V. Similarly, the punch-through factor (n d ) can be obtained from experimental data by measuring the sub-threshold slope (SS) at various V ds values. Moreover, the effective mobility values of these devices are chosen very close to those extracted from g m measurements of similar devices fabricated at the University of Minnesota. 36, 37 The extracted values of the saturation velocity of carriers are also in agreement with those reported in prior work. 51, 57, 58 In this model, β e/h and α e/h are empirical fitting parameters, and according to previous published works for VS model, 23, 59, 60 their values are tuned within a range of 1.5 to 2 and 2 to 6, respectively. Prior VS models have shown that the parameter α e/h is of the same order of magnitude as α e/h . Figure 10 (c) shows the transconductance of dataset 1 by using α e/h = 0.5α e/h , which is the typical value of α e/h in prior VS models. All other fitting parameters are the same as those listed in Table III . This figure shows that for α e/h = 0.5α e/h , the transconductance displays several kinks, which can be smoothed by using a slightly larger value of α e/h as listed in Table III .
The value of R elec is obtained using TLM measurements reported in Refs. 36 and 42. The process to find optimal parameters in R hole , which is non-linear and bias-dependent, is as follows. First, we choose a large negative value of V gs such that the term exp(aV gsi ) → 0 (see Eq. (9)). This allows us to extract appropriate values of R ohmic,1 (2) and γ using the measured output characteristics. On the other hand, at very low |V gs |, exp aV gsi in Eq. (9) approaches unity. Using experimental I-V data in this regime, we can identify the value of R 01 (2) . The parameters a 1(2) and V 01 (2) are empirical in nature and extracted by minimizing the least-square error between the model and experimental I-V data. Finally, we use the I-V measurements at different temperatures to identify the temperature dependence of key model parameters, namely mobility, saturation velocity, punch-through factor, and threshold voltage. The extracted temperature coefficients lie in the expected range based on previous experimental and theoretical predictions.
Appendix B: Carrier concentration dependent mobility model
In recent experimental work, the effect of carrier concentration on both hole and electron mobility in back-gated BP FETs was explored over a broad range of temperatures. 50 As a result of electrostatic screening in the sample, the carrier mobility was found to increase with an increase in carrier concentration for all temperatures ranging from 77 K to 295 K.
To handle the variation in carrier mobility with carrier concentration, Eq.(12) is modified
where µ 0,e/h , B e/h , and Q 0,e/h are fitting parameters depending on the oxide dielectric constant, BP crystal orientation, and impurity density, 61 Q x0,e/h is also given in Eq. 4.
The updated model introduces an additional three fitting parameters, which can be determined from measurement data such as in Ref. 50 . Model parameters corresponding to dataset 2 at 298 K are extracted using Eq.B1 for the hole mobility. The fitting results are shown in Fig. 11 . Here, only the parameters corresponding to the contact resistances (R ohmic1(2) , R 01(2) , and a 1(2) ), shift in threshold voltage (∆ 1h(2h) ), and empirical parameter α are tweaked, while the remainder model parameters are the same as those reported in Table III . With a positive value of B e/h , the carrier mobility increases at higher V gs (higher carrier concentration), necessitating a slightly larger value of the hole contact resistance to match the experimental I ds data in on-state. 24 Table III . Solid lines are model fits, while symbols correspond to numerical data.
Appendix C: Electrostatic potential and contact resistances
To understand the nonlinearity of contact resistances, we consider the data obtained from numerical simulations using Synopsys Sentaurus (datasets 3 and 4 in the main text).
In Fig. 12 , electrostatic potential distribution for V gs = 1.1, V ds = 0.1 V and 2.5 V is shown. Results in Fig. 12 
Appendix D: Verilog-A and circuit simulation
The model is implemented in Verilog-A to perform circuit simulations in SPICE. In The model developed in this paper also satisfies the Gummel symmetry test (GST) required for physically accurate and well-behaved compact models. According to the GST, the model must have a symmetric formulation around V ds = 0 V. Additionally, the higher order derivatives of current must be continuous. 62 To demonstrate that the model passes the GST, the source and drain are biased differentially (V x and −V x ), while the gate terminal has a fixed voltage. Results of the GST reported in Fig. 14 (c) verify that the model and its higher order derivatives are symmetric around V x = 0 V.
